

2. Any revealing of identification, appeal to evaluator and lor equations written eg, 42+8=50, will be treated as malpractice. Important Note: 1. On completing your answers, compulsorily draw diagonal cro ss lines on the remaining blank pages.



- 6 a. Explain the operation of switch debouncer built using SR latch with the help of waveforms. (04 Marks)
 - b. What is a flip-flop? Discuss the working principle of Master Slave SR f/f with the help of timing diagram and truth table. (08 Marks)
 - c. Define : (i) Propagation delay (ii) Minimum pulse width (iii) Setup time and (iv) Hold time (08 Marks)
- 7a. Design a mod-6 synchronous counter using clocked D flip flop.(08 Marks)b. Explain SIPO and SISO using flip flop.(06 Marks)c. Design synchronous mod-6 counter using clocked JK flip flops.(06 Marks)
- 8 a. Explain mod-8 and mod-7 twisted ring counter with a neat diagram and counting sequence. (08 Marks)
 b. Explain 4-bit binary ripple counter with logic diagram, timing diagram and counting sequence. (08 Marks)
 - c. Explain mod-4 ring counter with logic diagram and counting sequence. (04 Marks)
- 9 a. Explain Kealy and Moore sequential circuit model with neat diagrams. (06 Marks)
 b. Define : (i) Input variable (ii) Output variable (iii) State variable and (iv) State.
 - c. Give Mealy state notation, Moore circuit notation and Mealy and Moore mixed circuit diagram notation for JK flip flop. (10 Marks)
- a. Give the steps for analyzing the function of a sequential circuit. (04 Marks)
 b. Explain JK flip flop characteristic table excitation table with K-maps for excitation variables. (10 Marks)
 c. Explain the excitation realization for T and D-flip-flops. (06 Marks)

2 of 2